VERSION WITH MARKINGS TO SHOW CHANGES MADE

1. (AMENDED) An apparatus comprising:

5

10

an input section configured to generate a first control signal and a second control signal in response to an input signal and a select signal; and

an output section configured to generate an output signal in response to said first and second control signals, wherein said output signal is (i) related to said input signal when in a first mode and (ii) disabled when in a second mode, wherein one or more devices each have a source and a drain configured to connect said first control signal and said second control signal when in said first mode.

- 7. (AMENDED) The apparatus according to claim 1, wherein said output signal comprises a complement of said input signal when in said first mode [node].
- 9. (AMENDED) The apparatus according to claim 1, wherein said input section is further configured in response to [said select signal and] a complement of said select signal.
- 11. (AMENDED) The apparatus according to claim 1, wherein said input section comprises:

one or more [first] second devices; and

one or more [second] third devices coupled to said [first] second devices and configured to generate said first and second control signals.

5

5

5

12. (AMENDED) The apparatus according to claim 11, wherein:

said one or more [first] <u>second</u> devices are coupled to said input signal and configured in response to said select signal; and

said one or more [second] third devices are coupled to (i) said select signal[,] and (ii) a supply voltage[, and] or a ground voltage.

13. (AMENDED) The apparatus according to claim 12, wherein said output section comprises:

one or more [third] fourth devices; and

one or more [fourth] <u>fifth</u> devices, wherein said [third] fourth and [fourth] <u>fifth</u> devices are configured to present said output signal in response to said first and second control signals.

15. (AMENDED) An apparatus comprising:

means for generating a first control signal and a second control signal in response to an input signal and a select signal; and

means for generating an output signal in response to said first and second control signals, wherein said output signal is (i) related to said input signal when in a first mode and (ii) disabled when in a second mode, wherein one or more devices each have a source and a drain configured to connect said first control signal and said second control signal when in said first mode.

5

5

10

- 16. (AMENDED) A method for tri-stating an output of a bit, comprising the steps of:
- (A) generating a first state of said output by tracking an input when in a first mode;
- (B) generating a second state of said output when in a second mode; and
- (C) isolating said output from said input when in said second mode, wherein one or more devices each have a source and a drain configured to connect said first control signal and said second control signal when in said first mode.
- 17. (AMENDED) The method according to claim 16, wherein step (A) further comprises:

turning on one or more [first] <u>second</u> devices; and turning off one or more [second] <u>third</u> devices.

18. (AMENDED) The method according to claim 17, wherein step (B) further comprises:

turning on one or more [third] <u>fourth</u> devices; and turning off one or more [fourth] <u>fifth</u> devices.

21. (NEW) The apparatus according to claim 1, wherein said output signal follows said input signal without a voltage difference due to a threshold of a second one or more devices.

REMARKS

Careful review and examination of the subject application are noted and appreciated.

IN THE DRAWINGS

While Applicant's representative does not necessarily agree with the requirement to label FIGS. 1-3, in order to further prosecution, FIGS. 1-3 have been labeled "conventional". As such, the objection to the drawings should be withdrawn.

CLAIM OBJECTIONS

The objection to claim 8 has been obviated by appropriate amendment and should be withdrawn.

CLAIM REJECTIONS UNDER 35 U.S.C. §112

The rejection of claim 7 under 35 U.S.C. §112, second paragraph, has been obviated by appropriate amendment and should be withdrawn.

CLAIM REJECTIONS UNDER 35 U.S.C. §102

The rejection of claims 1-6, 9-20 under 35 U.S.C. §102(b) as being anticipated by Kaplinsky '210 has been obviated by appropriate amendment and should be withdrawn.

Kaplinsky discloses an inverter-controlled digital interface circuit with dual switching points for increased speed (title).

In contrast, claim 1 of the present invention provides an input section configured to generate a first control signal and a second control signal in response to an input signal and a select signal. One or more devices each have a source and a drain configured to connect the first control signal and the second control signals when in a first mode. Claims 15 and 16 provide similar limitations. Kaplinsky is silent regarding such device(s). Therefore, Kaplinsky does not disclose or suggest such device(s) each having a source and a drain configured to connect the first and second control signals when in the first mode. As such, the presently pending claims are fully patentable over Kaplinsky and the rejection should be withdrawn.

In particular, if the node 49 and the node 50 are the first and second control signals as suggested in the Office Action (see the first paragraph of section 6), then no devices connect the first and second control signals. Kaplinsky does not show devices connecting the first control signal and the second control signal, regardless of the mode.

Even assuming, arguendo, that one or more of the devices forming pass gates 41, 42, 45, 46, 47 and 48 of Kaplinsky are the claimed one or more devices (for which Applicants' representative

does not necessarily agree), the devices of Kaplinsky do not have a source and a drain configured to connect the first and second control signals, as presently claimed. As such, the presently pending claims are fully patentable over the cited reference and the rejection should be withdrawn.

Claims 2-14 and 15-20 depend, directly or indirectly, from claims 1 or 16 and are also believed to be allowable.

Accordingly, the present application is in condition for allowance. Early and favorable action by the Examiner is respectfully solicited.

The Examiner is respectfully invited to call the Applicants' representative should it be deemed beneficial to further advance prosecution of the application.

If any additional fees are due, please charge our office Account No. 50-0541.

Respectfully submitted,

CHRISTOPHER P. MAIORANA, P.C.

Christopher P. Maiorana Registration No. 42,829 24025 Greater Mack, Suite 200 St. Clair Shores, MI 48080 (586) 498-0670

Dated: September 4, 2002

Docket No.: 0325.00502